Singh, Rahul, and Arun Sharma. “Low Power CMOS Dynamic Latch Comparator Using 0.18μm Technology”. SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology 3, no. 02 (December 25, 2012): 87-90. Accessed October 4, 2025. https://www.smsjournals.com/index.php/SAMRIDDHI/article/view/1207.