Singh, R., and A. Sharma. “Low Power CMOS Dynamic Latch Comparator Using 0.18μm Technology”. SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology, Vol. 3, no. 02, Dec. 2012, pp. 87-90, doi:10.18090/samriddhi.v3i2.1618.