A. Asthana and shyam Akashe, “Various Logically Optimized D Flip Flop Circuits- A Comparative Study in Submicron Technology”, sms, vol. 4, no. 02, pp. 73-80, Dec. 2013.